

WHAT IS CLAIMED IS:

1. A semiconductor memory device capable of simultaneously reading data and refreshing data, comprising:

5 a data inputting circuit for receiving data inputted from an external circuit;

 a parity generating circuit for generating parity data from the data input from said data inputting circuit;

10 a memory for storing the data input from said data inputting circuit and the parity data generated by said parity generating circuit;

 a refreshing circuit for refreshing said memory;

15 a reading circuit for reading the data from said memory;

 a restoring circuit for restoring data to be refreshed by said refreshing circuit from other data read normally and corresponding parity data, while said reading

20 circuit is reading data;

 a data outputting circuit for outputting the data read by said reading circuit and the data restored by said restoring circuit; and

25 a parity outputting circuit for directly reading and outputting the parity data stored in said memory.

2. A semiconductor memory device according to
claim 1, wherein said parity outputting circuit outputs
the parity data via a terminal which is the same as a ter-
minal through which said data outputting circuit outputs
5 data.

3. A semiconductor memory device capable of si-
multaneously reading data and refreshing data, comprising:

10 a data inputting circuit for receiving data in-
putted from an external circuit;

a parity generating circuit for generating par-
ity data from the data input from said data inputting cir-
cuit;

15 a memory for storing the data input from said
data inputting circuit and the parity data generated by
said parity generating circuit;

a refreshing circuit for refreshing said mem-
ory;

20 a reading circuit for reading the data from
said memory;

a restoring circuit for restoring data to be
refreshed by said refreshing circuit from other data read
normally and corresponding parity data, while said reading
circuit is reading data;

25 a data outputting circuit for outputting the
data read by said reading circuit and the data restored by
said restoring circuit; and

a writing circuit for directly writing desired data supplied from an external circuit in an area of said memory where said parity data is stored.

5 4. A semiconductor memory device according to claim 3, wherein said writing circuit inputs said desired data via a terminal which is the same as a terminal through which said data inputting circuit inputs data.

10 5. A semiconductor memory device according to claim 3, further comprising a parity outputting circuit for reading and directly outputting said parity data stored in said memory.

15 6. A semiconductor memory device capable of simultaneously reading data and refreshing data, comprising:

 a data inputting circuit for receiving data inputted from an external circuit;

 a parity generating circuit for generating parity data from the data input from said data inputting circuit;

20 a memory for storing the data input from said data inputting circuit and the parity data generated by said parity generating circuit;

25 a refreshing circuit for refreshing said memory;

a reading circuit for reading the data from
said memory;

a restoring circuit for restoring data to be
refreshed by said refreshing circuit from other data read
5 normally and corresponding parity data, while said reading
circuit is reading data;

a data outputting circuit for outputting the
data read by said reading circuit and the data restored by
said restoring circuit; and

10 a control circuit for controlling said refresh-
ing circuit to refresh a given area according to a request
from an external circuit.

15 7. A semiconductor memory device according to
claim 6, wherein said control circuit disables refreshing
operation on all areas of said memory, and said data out-
putting circuit outputs data which is not restored based
on parity data.

20 8. A semiconductor memory device according to
claim 6, wherein said control circuit controls said re-
freshing circuit to refresh an area specified by the ex-
ternal circuit, and said data outputting circuit outputs
data read from said area to be refreshed and restored
25 based on parity data.

9. A semiconductor memory device according to
claim 6, further comprising a writing circuit for directly
writing desired data supplied from an external circuit in
an area of said memory where said parity data is stored,
5 and said control circuit controls said refreshing circuit
to refresh an area specified by the external circuit.

10046754.011702